

# METHOD AND APPARATUS FOR VALIDATING CROSS-ARCHITECTURE ISA EMULATION

## Technical Field

The technical field is emulation of computer instruction sets.

## Background

Cross-architecture emulation is needed when running native applications on a target platform, or computer, that uses an instruction set architecture (ISA) different from the ISA for which the native applications were initially intended. The developer of a cross-architecture emulation product wants to know that the emulator correctly translates or interprets the native applications. Various schemes exist to verify cross-architecture emulation. However, these schemes cannot easily, if at all, comprehensively test the emulation process.

To improve the emulation process, a binary translation product that runs on the target platform may be used to emulate native instructions running on a native, or legacy, platform. Binary translation automatically translates binary code from the native instruction set to binary code for the target platform without the need for high-level source code. As with any emulation product, a developer of the binary translation product may desire to verify the accuracy of emulation from the native ISA to an ISA operating on a target platform.

One conventional approach to verifying cross-architecture emulation is to send as many native applications as possible through the binary translation product, or emulator, and then verify that the outputs produced by the binary translation product are identical to corresponding outputs produced by the native applications running on the native platform. This conventional approach has several disadvantages. First, the binary translation product designer cannot know whether testing is complete because the native applications are usually compiler-generated and the machine code generated by the binary translation product only includes a subset of the instruction set architecture. Machine instructions that are not in this subset will never be generated in the compiler so that some binary instructions are never tested through the emulation process. Second, running an application through the binary translation product on the target platform and running the same application through the native platform is cumbersome. A separate process may then be needed to verify the results. Third, when an error is detected, pinpointing the

1 exact machine instruction that caused the error may be difficult or impossible. In  
2 addition, replication of the emulation error may be impossible to achieve. Fourth,  
3 execution of some applications is time- or system-sensitive such that the result of an  
4 execution may not be reproducible, which adds to the difficulty of verifying binary  
5 emulation.

## 6 **Summary**

7 A method and an apparatus allows complete and efficient verification of cross-  
8 architecture ISA emulation. A random verification framework runs concurrently on two  
9 different computer architectures. The framework operates without regard to existing  
10 native applications and relies instead on binary instructions in a native ISA. The  
11 framework is able to determine emulation errors at a machine instruction level. The  
12 emulation errors are then easily identifiable and reproducible.

13 A random code generator generates one or more sequences of native machine  
14 instructions and corresponding initial machine states in a pseudo-random fashion. The  
15 native instructions are generated from an entire set of the native ISA. The instructions  
16 and the state information are provided to initialize a native computer architecture. The  
17 same instructions and state information are provided using standard machine-to-machine  
18 languages, such as TCP/IP, for example, to a target computer architecture. The target  
19 computer architecture may be embodied as an actual hardware device, or may be a  
20 simulation of a yet-to-be-built computer architecture. The target computer architecture  
21 includes a binary emulator that translates the native instructions into binary instructions  
22 executable on the target computer architecture. The final states of the native and the  
23 target computer architectures are gathered, and a verification engine compares the results.  
24 Any differences may indicate an emulation error or failure.

25 The random verification framework may be run continuously to test emulation of  
26 the complete set of instructions from the native ISA. Even the least-used machine  
27 instructions are tested by the framework. Further, the framework automates the  
28 emulation verification process. Inter-machine communications allow the native and the  
29 target computer architectures to process the same machine instructions from the same  
30 initial states. Any inconsistencies in the final produced states indicate the emulation

error. The framework can then easily pinpoint the exact machine instruction, register number and input machine state that caused the emulation error, thereby significantly reducing the amount of time required for debugging. Finally, the emulation errors detected using this framework are easily reproducible.

### **Description of the Drawings**

The detailed description will refer to the following drawings, in which like numerals refer to like objects, and in which:

Figure 1 is a block diagram of an example of an apparatus for validating cross-architecture ISA emulation; and

Figure 2 is a flowchart illustrating an operation of the apparatus of Figure 1.

### **Detailed Description**

A method and an apparatus allow complete and efficient verification of cross-architecture ISA emulation. A random verification framework runs concurrently on two different computer architectures. The framework is able to determine emulation errors at a machine instruction level. The emulation errors are then easily identifiable and reproducible.

Figure 1 is a block diagram of an embodiment of an apparatus for validating cross-architecture instruction set architecture (ISA) emulation. A framework 10 includes a random code generator (RCG) 20 that generates native machine instruction level code and an initial machine state. The machine instruction level code (i.e., sequences of binary instructions) and initial machine state are provided to a native ISA platform 11, which includes a first, or X, execution engine 30. The X execution engine 30 is capable of executing the instruction level code without emulation or translation.

The RCG 20 may include a probability file that is used to pseudo-randomly generate the machine instruction level code. The RCG 20 also provides the machine instruction level code and the initial machine state to a non-native ISA or target platform 12, which includes a second, or Y, execution engine 40. To execute the machine instruction level code, the Y execution engine 40 emulates or translates the machine instruction level code using an emulator 45.

1 In an alternative embodiment, the emulator 45 may operate on a target platform  
2 simulator (not shown), which in turn operates on the native platform 11.

3 The X execution engine 30 and the Y execution engine 40 may execute the same  
4 machine instruction level code concurrently. The execution engines may perform  
5 information transfer using any standard machine-to-machine protocol, such as TCP/IP,  
6 for example.

7 The X execution engine 30 and the Y execution engine 40 each will provide a  
8 final machine state. The final machine states are sent to a verification engine 50. The  
9 verification engine 50 compares the final machine states to determine any differences.  
10 Such differences may indicate an error in emulation of the native machine instruction  
11 level code. In particular, the verification engine 50 is able to pinpoint the exact machine  
12 instruction, register number and input machine state that caused the emulation error. The  
13 exact source of the emulation error may be particularly easy to locate because the  
14 instruction sequence that generated such an emulation error is typically a short sequence  
15 of binary instructions. Hence, a review of information saved when an emulation failure  
16 occurs allows the test designer to quickly pinpoint the exact cause of the emulation  
17 failure.

18 In an example, if a binary instruction to be emulated comprised ADD R1 and R2,  
19 R3, the verification engine 50 would determine if the result written to the register R3  
20 using the emulator 45 and the Y execution engine 40 was the same as that written to the  
21 register R3 using the X execution engine 30. As long as the final state produced by the  
22 X execution engine 30 is the same as the final state produced by the Y execution engine  
23 40, the emulation of the binary instruction with a given specific initial machine state was  
24 correct.

25 The framework 10 relies on pseudo-random generation of machine level  
26 instructions to comprehensively test the correct emulation of native applications on a  
27 second computer architecture. The machine level instructions may be generated  
28 according to many different random generation schemes. In an embodiment, each  
29 machine level instruction is assigned a probability. In particular, a specific instruction  
30 to be generated is controlled by an input probability file, which is a list of pre-defined

machine instructions, each with an associated probability. The machine instructions are arranged in a hierarchy form and divided into segments based on a function of the instruction. A first such segmentation may include floating instructions and CPU instructions. Continuing, the CPU instructions may be further segmented according to arithmetic/logic, immediate, memory, system, memory management, and branch instructions, and other CPU instructions. The arithmetic/logic instructions may be segmented into ADD, SUB, AND, OR, and XOR instructions, and other arithmetic/logic instructions, for example. Each hierarchical instruction is assigned a probability such that a cumulative probability along any hierarchical path equals 1.0.

The instruction sequence generation process is pseudo-random because any random code generator must operate according to a pre-determined algorithm. Further limitations also lead to a loss of true randomness. For example, certain memory regions may be inaccessible to the random code generator.

An example probability file that controls the pseudo random instruction generation follows. In the example, expressions such as pr\_xxx refer to a probability value for binary instruction xxx.

The instructions are arranged in hierarchical segments.

pr\_cpu = 1.00

pr\_fp = 0.00

pr\_cpu = 1.00

pr\_cpu\_arithlog = 0.25

pr\_cpu\_immediate = 0.25

pr\_cpu\_shexdet = 0.00

pr\_cpu\_mem = 0.50

.

.

.

pr\_cpu\_arithlog = 0.25

1	pr_add	= 0.04
2	pr_addl	= 0.04
3	.	
4	.	
5	.	
6	pr_sub	= 0.04
7	pr_subb	= 0.04
8		
9	pr_cpu_immediate	= 0.25
10	pr_ldo	= 0.15
11	.	
12	.	
13	.	
14	pr_subi	= 0.10
15	.	
16	.	
17	.	

With the above-assigned probabilities, the RCG 20 will never select a floating point (fp) instruction (i.e.,  $pr\_fp = 0.00$ ). Note that the cumulative probability of the first segment is 1.00. That is,  $pr\_cpu$  and  $pr\_fp$  sum to 1.00. This cumulative probability rule is maintained throughout the probability file.

By assigning higher probability values to some instructions and lower probability values to other instructions, the test designer can ensure that all binary instructions are eventually tested.

The RCG 20 begins with a seed value and then determines a pseudo random probability value. For example, a seed value of 10 may produce a probability sequence of 0.34, 0.8, .... Using the cumulative probability in the above example, a random probability of 0.34 would lead the RCG 20 to generate a `cpu_immediate` instruction, and a random probability of 0.8 would lead the RCG 20 to generate a `pr_cpu_immediate_subi` instruction.

Figure 2 is a flowchart of a process that may be used by the framework 10 of Figure 1. The process includes a main process and sub-processes A and B. Sub-process A operates on the native platform 11 and the X execution engine 30. Sub-process B may operate in one of at least two ways. First, sub-process B may operate on the binary emulator 45, which may in turn operate on the target platform 12. Second, sub-process B may operate on the binary emulator 45, but the binary emulator 45 may operate on a target platform simulator. The target platform simulator may then operate on the native platform 11.

The main process begins at 100. In code generate block 110, the RCG 20 generates pseudo-random native machine code and generates a random initial machine state. The native machine code and the initial machine state are provided to the native platform 11, and the native platform 11 is initialized using the initial machine state, block 120. The same native machine code and initial machine state are also provided to the target platform 12, and the target platform 12 is initialized, block 130. The native machine code and initial machine state may be provided to the target platform 12 using TCP/IP protocols, for example.

In block 140, the X execution engine 30 executes the native machine code. Concurrently, the binary emulator 45 emulates the entire Y execution engine 40, which internally executes the native machine code, block 150. Next, a final machine state S1 is collected in the native platform 11, block 160, and a final machine state S2 is collected in the target platform 12, block 170.

In block 180, the target platform 12 provides the final machine state S2 to the verification engine 50, using TCP/IP protocols, for example. The verification engine 50 compares the final machine states S1 and S2. If the final machine states S1 and S2 are equal, the process moves to block 220 and ends. If the final machine states S1 and S2 are not equal, the process moves to block 210, and information related to the emulation failure (i.e., the initial and final states, and the instruction sequence) are written to a file. The process then moves to block 220 and ends.

The test designer then need only refer to the file to determine the source of the emulation failure, and to reproduce such emulation failure.

1           The terms and descriptions used herein are set forth by way of illustration only  
2           and are not meant as limitations. Those skilled in the art will recognize that many  
3           variations are possible within the spirit and scope of the invention as defined in the  
4           following claims, and there equivalents, in which all terms are to be understood in their  
5           broadest possible sense unless otherwise indicated.